Packet Tracking for Post-Silicon Diagnosis and Debug of Networks-on-Chip
نویسندگان
چکیده
Networks-on-chips (NoCs) is the main trend and solution to provide higher communication bandwidth and more efficient transaction mechanism for larger chip multiprocessors (CMPs). Since the complexity and size of the chip is growing faster, postsilicon verification becomes a big problem. In this paper, we propose an advanced solution called packet tracking to help debugging and improve observability of networks-on-chips (NoCs) in post-silicon verification. Inspired by snapshots in Rawan’s work [1], we choose a subset of all the packets by packet choosing algorithms and track their complete paths. By doing this, we can detect more bug types comparing to snapshots and improve bug detection performance for misroute and starvation. We also implement the complete bug detection and improve bug injection from snapshot. The results and evaluation section discusses the storage and bug detection rates comparing to snapshot. It shows that packet tracking and snapshots compensate each other and may work better together.
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملDebug and Diagnosis: Mastering the Life Cycle of Nano-Scale Systems on Chip
Rising design complexity and shrinking structures pose new challenges for debug and diagnosis. Finding bugs and defects quickly during the whole life cycle of a product is crucial for time to market, time to volume and improved product quality. Debug of design errors and diagnosis of defects have many common aspects. In this paper we give an overview of state of the art algorithms, which tackle...
متن کاملDebug Data Collection for Functional Validation of Control-Flow in NoCs
During emulation and post-silicon validation of NoC-based systems, lack of observability of the NoC’s internal operations makes detection and debugging of functional bugs in the interconnect a difficult task. To verify the correctness of the control-flow portion of the NoC design, it’s common to run tests that exercise the network functionality, while abstracting away the data content of traffi...
متن کاملPractical Considerations for Post-Silicon Debug using BackSpace
With the ever-increasing complexity of integrated circuits, the elimination of all design errors before fabrication is becoming more difficult. This increases the need to find design errors in chips after fabrication. This task, termed post-silicon debug, can be made easier if it is possible to obtain a trace of states that leads to a known state. BackSpace, a proposal for a new debug infrastru...
متن کاملHardware/Software Co-Design/Execution Approach to Silicon Debug and Diagnosis
This paper introduces new approaches to silicon debug and diagnosis by utilizing hardware/software co-design methodologies which realizes semi-formal verification/debug/diagnosis on chips. The approach implement them as hardware/software codesign/execution on the chips. In general large VLSI, so called SoC (System on a Chip), has one or more microprocessors and/or DSPs which can be utilized to ...
متن کامل